

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/935,789	08/22/2001	Francky Catthoor	IMEC218.001AUS	9039
20995	20995 7590 11/04/2005		EXAMINER	
KNOBBE M 2040 MAIN S	ARTENS OLSON &	THOMPSON, ANNETTE M		
FOURTEENT			ART UNIT	PAPER NUMBER
IRVINE, CA	92614		2825	

DATE MAILED: 11/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		09/935,789	CATTHOOR ET AL.		
		Examiner	Art Unit		
		A. M. Thompson	2825		
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address		
A SH WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Openiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinuity will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).		
Status					
1)⊠	Responsive to communication(s) filed on 27 Ja	nuary 2005 thru 25 March 2005.			
/—	This action is FINAL . 2b) ☐ This action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.		
Dispositi	on of Claims				
5)□ 6)⊠ 7)□	Claim(s) <u>1 and 3-20</u> is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>1 and 3-20</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.			
Applicati	on Papers				
9)□ 10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>25 March 2005</u> is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a)⊠ accepted or b)⊡ objected to drawing(s) be held in abeyance. Sec ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority L	ınder 35 U.S.C. § 119				
12) a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau see the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No ed in this National Stage		
Attachmen		_			
2) Notic 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 01/27/05:02/22/05.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Art Unit: 2825

DETAILED ACTION

Applicants' amendment to 09/935,789, has been examined. The drawings and specification are amended. Claims 1, 7, 11-13, 15-20 are amended. Claims 1 and 3-20 are pending.

New grounds of rejection based on Applicants' IDS submission follows. The outstanding objections of the prior office action are incorporated herein.

Claim Objections

- 1. Claim 8 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Applicants' claim recites non-deterministic and deterministic behaviors and claims 1 and 3 do not recite any such limitation. Further it is unclear how these relations affect the steps recited by other claim limitations.
- 2. Claims 1 and 3-20 are objected to because of the following informalities: Pursuant to claims 12 and 20, Applicants' precatory language "is capable of" should be deleted. Pursuant to claims 1, 3, 11, 12, 13, 14, 16, 20, delete "at least" before "partly" or "in part". What is the scope of the term "at least partly". Applicants' specification gives not guidance in this regard; however one of ordinary skill in the art can fairly interpret the term "partly" or "in part" and therefore Examiner has suggested substitution of this terminology.

Art Unit: 2825

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 8, 12, and 20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The functional relation between the "non-deterministic behavior" claim limitation and the remaining claim limitations is unclear.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Rejection of claims 1 and 3-20

- 5. Claims 1 and 3-20 are rejected under 35 U.S.C. 102(a) as being anticipated by the Prayati et al. paper entitled <u>Task Concurrency Management Experiment for Power-efficient Speed-up of Embedded MPEG4 IM1 Player</u> (hereinafter "the Prayati paper") (Publication date **August 21-**24, 2000).
- 6. Pursuant to claim 1, the Prayati paper discloses a method of designing a digital system, the method comprising: generating a system-level description of the functionality and timing of the digital system (§ 1, last paragraph, column 1, page 454), the system-level description comprising a plurality of tasks (Abstract); optimizing task concurrency in the system-level description to obtain a task concurrency optimized

Application/Control Number: 09/935,789 Page 4

Art Unit: 2825

system-level description (§ 3) that includes at least partly Pareto task optimization information (§ 5); and designing the essentially digital system based at least in part upon the task concurrency optimized system-level description (§ 5), wherein the task concurrency optimized system-level description further includes a description of a real-time operating system that uses Pareto task optimization information (Figure 3, § 5).

- 7. Pursuant to claim 3 the Prayati paper discloses a method of designing an essentially digital system, the method comprising generating a description of the functionality and timing of the digital system, wherein the description includes a grey-box system-level description comprising a plurality of tasks (§ 3), and wherein the grey-box system level description comprises a multi-thread graph for inter-task descriptions and a control flow graph for intra-task descriptions (§ 3, Figure 2); optimizing task concurrency in the grey-box system-level description, thereby obtaining a task concurrency optimized grey-box system level description (§ 3); and designing the essentially digital system based at least in part upon the task concurrency optimized grey-box system-level description (§ 4).
- 8. Pursuant to claim 4, wherein the task concurrency optimized system-level description further includes a description of a real-time operating system (Abstract and § 1, the MPEG 4 IM1 player).
- 9. Pursuant to claim 5, wherein optimizing task concurrency comprises separately performing design-task intra-task scheduling for at least two of the tasks, thereby generating a plurality of intra-task schedules for each of the tasks (§4).

- 10. Pursuant to claim 6, wherein the plurality of intra-task schedules are subset of all possible intra-task schedules, wherein the subset includes Pareto optimal schedules (§5).
- 11. Pursuant to claim 7, wherein optimizing task concurrently comprises designing a run-time scheduler that is part of the real-time operating system, wherein the run-time scheduler dynamically schedules at least two of the plurality of tasks (§ 7).
- 12. Pursuant to claim 9, wherein the digital system comprises a plurality of (§5)processors, and wherein the design –time intra-task scheduling uses processor power consumption optimization information to assign at least one of the tasks to at least one of the processors (§ 7).
- 13. Pursuant to claim 10, wherein at least one processor is a multi-voltage processor (§ 7).
- 14. Pursuant to claim 11, which recites a method of designing an essentially digital system, the method comprising generating a system-level description of the functionality and timing of the digital system (§§ 1, 3) the system-level description comprising a plurality of tasks (§ 3), optimizing task concurrency in the system-level description by separately performing design-time intra-task scheduling for at least two of the task to generate a plurality of intra-task schedules for each of the tasks (§4), wherein the plurality of intra-task schedules is a subset of all possible intra-task schedules (§5), the subset including at least partly Pareto optimal schedules (§5); obtaining a task concurrency optimized system-level description (Abstract and § 1, the MPEG 4 IM1 player)., including at least partly Pareto task optimization information, the subset

Art Unit: 2825

defining the Pareto task optimization information; and designing the essentially digital system based on the task concurrency optimized system-level description (§§ 3, 4).

Page 6

- Pursuant to claim 12, the Prayati paper discloses generating a system-level 15. description of the functionality and timing of the digital system (§ 1, last paragraph, column 1, page 454), the system-level description comprising a plurality of tasks (Abstract); optimizing task concurrency in the system-level description to obtain a task concurrency optimized system-level description (§ 3) that includes at least partly Pareto task optimization information (§ 5); and designing the essentially digital system based at least in part upon the task concurrency optimized system-level description (§ 5), ... wherein optimizing task concurrently comprises designing a run-time scheduler that is part of the real-time operating system, wherein the run-time scheduler dynamically schedules at least two of the plurality of tasks (§ 7).
- 16. Pursuant to claim 13, the Prayati paper discloses a program storage device tangibly embodying a program of instructions executable by the machine to perform the method (Abstract, § 1), comprising optimizing task concurrency in a system-level description of the functionality and timing of a digital system (§ 3), wherein the systemlevel description comprises a plurality of tasks (Abstract); wherein optimizing includes separately performing design-time intra-task scheduling for at least two of the tasks (§4), to generate a plurality of intra-task schedules for each of the tasks, wherein the plurality of intra-task schedules are a subset of all possible intra-task schedules, and wherein the subset defines at least partly Pareto task optimization information (Figure 3, § 5).

- 17. Pursuant to claim 14, the Prayati paper discloses a program storage device comprising selecting one or more schedules for a plurality of tasks from a plurality of at least partly Pareto optimal intra-task schedules (§5); and executing one of the tasks in accordance with the selected schedule (§ 7).
- 18. Pursuant to claim 15, wherein the digital system comprises at least one processor, and wherein the design-time intra-task scheduling uses processor power consumption optimization information to determine an appropriate scheduling (§ 7).
- 19. Pursuant to claim 16, the Prayati paper discloses a method of designing a digital system, the method comprising: generating a system-level description of the functionality and timing of the digital system (§ 1, last paragraph, column 1, page 454), the system-level description comprising a plurality of tasks (Abstract); optimizing task concurrency in the system-level description to obtain a task concurrency optimized system-level description (§ 3) that includes cost-cycle budget tradeoff information (§ 5); and designing the essentially digital system based at least in part upon the task concurrency optimized system-level description (§ 5), wherein the task concurrency optimized system-level description further includes a description of a real-time operating system that uses the cost-cycle budget tradeoff information (Figure 3, § 5).
- 20. Pursuant to claim 17, the Prayati paper discloses a method of designing a digital system, the method comprising: generating a system-level description of the functionality and timing of the digital system (§ 1, last paragraph, column 1, page 454), the system-level description comprising a plurality of tasks (Abstract); optimizing task concurrency in the system-level description by separately performing design-time intra-

Art Unit: 2825

task scheduling for at least two of the task to generate a plurality of intra-task schedules for each of the tasks (§4), wherein the plurality of intra-task schedules is a subset of all possible intra-task schedules (§5), the subset including cost-cycle budget tradeoff information (§5); obtaining a task concurrency optimized system-level description (Abstract and § 1, the MPEG 4 IM1 player)., including cost-cycle budget tradeoff information (§5); and designing the essentially digital system based on the task concurrency optimized system-level description (§§ 3, 4).

- 21. Pursuant to claim 18, the Prayati paper discloses a program storage device tangibly embodying a program of instructions executable by the machine to perform the method (Abstract, § 1), comprising optimizing task concurrency in a system-level description of the functionality and timing of a digital system (§ 3), wherein the system-level description comprises a plurality of tasks (Abstract); wherein optimizing includes separately performing design-time intra-task scheduling for at least two of the tasks (§4), to generate a plurality of intra-task schedules for each of the tasks, wherein the plurality of intra-task schedules are a subset of all possible intra-task schedules, and wherein the subset defines cost-cycle budget tradeoff information (Figure 3, § 5).
- 22. Pursuant to claim 19, the Prayati paper discloses a program storage device tangibly embodying a program of instructions executable by the machine to perform the method (Abstract, § 1), comprising selecting one or more schedules for a plurality of tasks from a plurality of intra-task schedules based upon cost-cycle budget tradeoff information; and executing one of the tasks in accordance with the selected schedule.

Art Unit: 2825

23. Pursuant to claim 20, the Prayati paper discloses a method of designing an essentially digital system, the method comprising generating a description of the functionality and timing of the digital system, wherein the description includes a grey-box system-level description comprising a plurality of tasks (§ 3), optimizing task concurrency in the grey-box system-level description, to obtain a task concurrency optimized grey-box system level description (§ 3); designing the essentially digital system based at least in part upon the task concurrency optimized grey-box system-level description (§ 4); wherein . . . optimizing task concurrency comprises designing a run-time scheduler that is part of the real-time operating system, wherein the run-time scheduler dynamically schedules at least two of the plurality of tasks (§ 7).

Conclusion

24. Applicant's submission of an information disclosure statement under 37 CFR 1.97(c) with the fee set forth in 37 CFR 1.17(p) on 27 January 2005 prompted the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 609.04(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Application/Control Number: 09/935,789 Page 10

Art Unit: 2825

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

25. Any inquiry concerning this communication or earlier communications should be directed to Examiner A.M. Thompson whose telephone number is (571) 272-1909. The Examiner can usually be reached Monday thru Friday from 8:00 a.m. to 4:30 p.m..

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

26. Responses to this action should be mailed to the appropriate mail stop:

Mail Stop _____

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

or faxed to:

(571) 273-8300, (for all OFFICIAL communications intended for entry)

A. M. THOMPSON
Primary Examiner

Technology Center 2800